NVT2010BS.118

Преобразователь логического уровня - [24-HVQFN (4x4)]; Линий: 10; Каналов: 10; В канале: 1; Вход: Logic; Выход: Logic; Особенности: двунаправленный, открытый сток
развернуть ▼ свернуть ▲
 

Технические характеристики

показать свернуть
Корпус QFN-24 24-HVQFN (4x4)
Количество линий
Количество каналов
Количество линий в канале
Тип входного сигнала
Тип выходного сигнала
Особенности двунаправленный, открытый сток
Напряжение питания входа
Напряжение питания выхода
Задержка прохождения сигнала (макс)
Рабочая температура
Нашли ошибку? Выделите её курсором и нажмите CTRL + ENTER

Файлы 1

показать свернуть
NVT2008; NVT2010 Bidirectional voltage-level translator for open-drain and push-pull applications Rev. 2 — 3 September 2012 Product data sheet 1. General description The NVT2008/NVT2010 are bidirectional voltage level translators operational from 1.0 V to 3.6 V (Vref(A)) and 1.8 V to 5.5 V (Vref(B)), which allow bidirectional voltage translations between 1.0 V and 5 V without the need for a direction pin in open-drain or push-pull applications. Bit widths of 8-bit to 10-bit are offered for level translation application with transmission speeds < 33 MHz for an open-drain system with a 50 pF capacitance and a pull-up of 197 . When the An or Bn port is LOW, the clamp is in the ON-state and a low resistance connection exists between the An and Bn ports. The low ON-state resistance (Ron) of the switch allows connections to be made with minimal propagation delay. Assuming the higher voltage is on the Bn port when the Bn port is HIGH, the voltage on the An port is limited to the voltage set by VREFA. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage (Vpu(D)) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control. When EN is HIGH, the translator switch is on, and the An I/O are connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref(B). To ensure the high-impedance state during power-up or power-down, EN must be LOW. All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESD-resistant devices. 2. Features and benefits  Provides bidirectional voltage translation with no direction pin  Less than 1.5 ns maximum propagation delay  Allows voltage level translation between:  1.0 V Vref(A) and 1.8 V, 2.5 V, 3.3 V or 5 V Vref(B)  1.2 V Vref(A) and 1.8 V, 2.5 V, 3.3 V or 5 V Vref(B)  1.8 V Vref(A) and 3.3 V or 5 V Vref(B)  2.5 V Vref(A) and 5 V Vref(B)  3.3 V Vref(A) and 5 V Vref(B) PDF
Документация на серию NVT2008 

NVT2008; NVT2010 Bidirectional voltage-level translator for open-drain and push-pull applications

Дата модификации: 03.09.2012

Размер: 253.9 Кб

27 стр.

    Внимание! Точность указанного на сайте описания товара не может быть гарантирована. Для получения более полной и точной информации о товаре смотрите техническое описание (Datasheet) на сайте производителя.