

# AN4676 Application note

# STM32F7 Series peripheral interconnections

#### Introduction

This application note describes how peripherals of the STM32F7 Series microcontrollers can communicate autonomously without any intervention from the CPU via a network known as the peripheral interconnect matrix.

This new STM32F7 Series feature enhances the CPU real-time performance while substantially reducing its power consumption.

The present document first describes the peripheral interconnect matrix features and then provides an overview of the peripheral interconnections and how to configure them depending of the application. This description is completed by a detailed application example.

This application note concerns all the devices of the STM32F7 Series.

#### Reference documents

This application note must be read in conjunction with the following documents available on www.st.com/stm32:

- STM32F75xxx and STM32F74xxx advanced ARM®-based 32-bit MCUs reference manual (RM0385)
- STM32F76xxx and STM32F77xxx advanced ARM®-based 32-bit MCUs reference manual (RM0410)
- STM32F72xxx and STM32F73xxx advanced ARM<sup>®</sup>-based 32-bit MCUs reference manual (RM0431)

February 2017 DocID027699 Rev 6 1/19

AN4676

# **Contents**

Contents

1	Mod	ule ove	rview	5
2	Peri	pheral i	nterconnect matrix	6
	2.1	Timers	s block	
		2.1.1	From TIM to TIM	
		2.1.2	From TIM to ADC	
		2.1.3	From TIM to DAC	10
		2.1.4	FROM TIM to DMA	10
	2.2	Analog	g block	11
		2.2.1	From ADC to ADC	11
		2.2.2	From the temperature sensor to ADC1	11
		2.2.3	From the analog block to DMA	12
	2.3	Clock	block	12
		2.3.1	From CSS to TIM	12
		2.3.2	From LSE, LSI,RTC to TIM	12
	2.4	Syster	m block	12
		2.4.1	From VBAT, VREFINT to ADC	12
		2.4.2	From EXTI to the analog block	13
	2.5	Comm	nunication interface block	13
		2.5.1	From SPDIFRX to TIM	13
		2.5.2	From USB block to TIM	13
		2.5.3	From ETH to TIM	14
		2.5.4	From communication interfaces to DMA	14
	2.6	DMA l	block	14
3	Арр	lication	example	15
	3.1	Hardw	vare description	15
	3.2		are description	
4	Con	clusion		17
5	Revi	ision his	story	18



AN4676 List of tables

# List of tables

Table 1.	STM32F7 Series peripheral interconnect matrix	6
Table 2.	Peripheral interconnect configuration details	6
Table 3.	Document revision history	8



List of figures AN4676

# List of figures

Figure 1.	STM32F7 Series peripheral interconnection overview	5
Figure 2.	Master/slave timer overview	9
Figure 3.	Master TIM/slave ADC overview	. 10
Figure 4.	Master/slave DAC overview	. 10
Figure 5.	Temperature sensor and VREFINT channel block diagram	. 11
Figure 6.	SOF connectivity	. 13
Figure 7.	PTP trigger output to TIM2 ITR1 connection	. 14
Fiaure 8.	Application overview	. 15



AN4676 Module overview

#### 1 Module overview

Several peripherals can be directly interconnected and configured to send or respond to event signals than can be internally routed to/from other peripherals in the device.

The STM32F7 Series autonomous peripherals include:

- **Timers** that can be internally connected to each other or connected to the DMA or to the analog block.
- Analog block that can receive events from a timer or send events to the DMA.
- Clocks block that can send events to the timers.
- System block that can send events to the analog block.
- Communication interface block that can send events to the timers or to the DMA.

An overview of STM32F7 Series peripheral interconnections is given in *Figure 1: STM32F7* Series peripheral interconnection overview.




Figure 1. STM32F7 Series peripheral interconnection overview

- The CRYP peripheral is available on the STM32F74xxx/F75xxx/F76xxx/F77xxx devices.
- 2. The AES256 peripheral is available on the STM32F72xxx/F73xxx devices.

# 2 Peripheral interconnect matrix

The STM32F7 Series peripherals are interconnected through a network named peripheral interconnect matrix, that allows to directly connect one peripheral to another without waking up the CPU. Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

The peripherals that respond to events are called users while the peripherals that send events are called generators. Both types are listed in *Table 1*.

Table 1. STM32F7 Series peripheral interconnect matrix

				Users																	
				Timers									DMA		Analog						
	enerato			0 7 8 7 8							Ŋ		ADC	DAC							
G	enerato	18	TIM1	TIM2	TIM3	TIM4	TIM5	TIM6	TIM7	TIM8	EMIT	TIM10	TIM11	TIM12	DMA1	DMA2	1	2	3	1	2
	TIM	1	-	Х	Х	Χ	-	-	-	Х	-	-	-	-	-	Х	Х	Χ	Х	-	-
	TIM	2	Х	-	Х	Χ	Х	-	-	Х	Х	-	-	-	Х	-	Х	Х	Х	Х	Χ
	TIM	3	Х	Х	-	Χ	Х	-	-		Х	-	-	-	Х	-	Х	Х	Х	-	-
	TIM	4	Х	Χ	Х	-	Х	-	-	Χ	-	-	-	Х	Х	-	Х	Х	Х	Х	Χ
	TIM	5	Х	-	Х	ı	-	-	-	Χ	-	-	-	Х	Х	-	Х	Х	Х	Х	Х
Timers	TIM6 -		-	-	-	ı	-	-	-	-	-	-	-	-	-	-	Х	Х	Χ	Χ	Χ
Tim	TIM7 -		-	-	-	ı	-	-	-	-	-	-	-	-	Х	-	-	-	-	Х	Χ
	TIM8		-	Х	-	Χ	Х	-	-	-	-	-	-	-	-	Х	Х	Х	Х	Х	Х
	TIM1	0	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	-	-	-	-
	TIM11 -		-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	-	-	-	-
	TIM13 -		-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	-
	TIM1	4	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	-
		1	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	Х	Х	-	-
	ADC	2	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-
Analog		3	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-
An	DAC	1	-	-	-	-	-	-	-	-	-	-	-	-	Χ	-	-	-	-	-	-
	D/10	2	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-
	VSEN	SE	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-
	LSI		-	-	-	-	Х	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Clocks	LSE	•	-	-	-	-	Χ	-	-	-	-	-	-	-	-	-	-	-	-	-	-
ဗိ	RTC			-	-	-	Х	-	-	-	-	-	Х	-	-	-	-	-	-	-	-
	CSS	3	Х	-	-	-	-	-	-	Х	-	-	-	-	-	-	-	-	-	-	-

6/19 DocID027699 Rev 6

Table 1. STM32F7 Series peripheral interconnect matrix (continued)

			Users																		
							Tim	ners	s [						DMA		Analog				
											0	_	2	-	2	ADC			DAC		
	enerators	TIM1	TIM2	TIM3	TIM4	TIM5	TIM6	TIM7	TIM8	EMIT	TIM10	TIM11	TIM12	DMA1	DMA2	1	2	3	1	2	
	OTG_FS	-	Х	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	OTG_HS	-	Χ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	SPI1	-	-	-	-	-	-	-	-	-	ı	-	-	-	Х	-	-	-	-	-	
	SPI2	-	-	-	-	-	-	-	-	-	ı	-	-	Х	-	-	-	-	-	-	
	SPI3	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
	SPI4	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
	SPI5	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
	SPI6 <sup>(1)</sup>	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
	CRYP <sup>(2)</sup>	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
S	HASH <sup>(1)</sup>	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
rface	ETH <sup>(1)</sup>	-	Х	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Communication interfaces	SPDIFRX <sup>(1)</sup>	-	-	-	-	-	-	-	-	-	-	Х	-	Х	-	-	-	-	-	-	
ation	QSPI	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
nnic	I2C1	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
mm	12C2	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
ပိ	I2C3	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
	I2C4 <sup>(1)</sup>	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
	12S2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	12S3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	SAI1	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
	SAI2	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
	USART1	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
	USART2	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
	USART3	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
	USART6	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	



Table 1. STM32F7 Series peripheral interconnect matrix (continued)

							оо р				Users	5					-				
							Tim	ners						DI	ΛA	Analog					
											0	1	2	1	2		ADC		DA	AC	
G	enerators	TIM1	TIM2	TIM3	TIM4	TIM5	TIM6	TIM7	TIM8	TIM9	TIM10	TIM11	TIM12	DMA1	DMA2	1	1 2 3 1			2	
S	UART4	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
Communication interfaces	UART5	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
nter	UART7	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
ioni	UART8	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	-	
nicat	DCMI <sup>(1)</sup>	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
Imur	SDMMC1	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	-	
Con	DFSDM <sup>(3)</sup>	Х	-	-	Х	-	Х	Х	Х	-	Х	-	-	Х	Х	-	-	-	-	-	
	V <sub>BAT</sub>	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	
System	V <sub>REFINT</sub>	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	
	EXTI	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	Х	Х	Х	Х	

<sup>1.</sup> Not available on the STM32F72xxx/F73xxx devices.

 $<sup>2. \</sup>quad \text{AES256 cryptographic algorithm is used for the STM32F72xxx/F73xxx devices}.$ 

<sup>3.</sup> DFSDM is available on the STM32F76xxx/F77xxx devices.

#### 2.1 Timers block

#### 2.1.1 From TIM to TIM

Some timers are linked together internally for timer synchronization or chaining. When one timer is configured in Master mode, it can reset, start, stop or clock the counter of an another timer configured in Slave mode.

A description of this feature is provided in the *timer synchronization* section and *TIM2 option register (TIM2\_OR)* of any STM32F7 reference manual (RM0385, RM0410, RM0431).

The output (from Master) is on TIM\_TRGO signal following a configurable timer event. The input (to Slave) is on TIM\_ITR0/ITR1/ITR2/ITR3 signal events.

Figure 2 gives an overview of the trigger selection and the Master mode selection blocks.




Figure 2. Master/slave timer overview

For more details on the possible master/slave connections, refer to *TIMx internal trigger connection* tables of any STM32F7 reference manual (RM0385, RM0410, RM0431).

#### 2.1.2 From TIM to ADC

As shown in Figure 3, some timers can be used to generate an ADC trigger event.

The ADC synchronization is described in the *conversion on external trigger and trigger polarity* section of any STM32F7 reference manual (RM0385, RM0410, RM0431).

For more details on the connection between timers and ADCs regular and injected channels, refer to external trigger for regular channels table and external trigger for injected channels table of any STM32F7 reference manual (RM0385, RM0410, RM0431).

The output (from timer) is on TIMx TRGO or TIM CHx signal event.

The input (to ADC) is on EXTSEL [3:0], JEXTSEL [3:0] signal event.

Slave ADC **Master TIM** EXTSEL [3:0] bits Clock MMS UEV Master Analog to TRGO Prescaler Counter digital mode JEXTSEL [3:0] bits converter control TIMx\_CHx MS35839V

Figure 3. Master TIM/slave ADC overview

#### 2.1.3 From TIM to DAC

Some timers can be used as triggering an event to start a DAC conversion (see Figure 4).

The selection on input triggers in DAC is provided in the *DAC trigger selection* section of any STM32F7 reference manual (RM0385, RM0410, RM0431).

The output (from timer) is on TIM\_TRGO signal directly connected to the corresponding DAC inputs.




Figure 4. Master/slave DAC overview

#### 2.1.4 FROM TIM to DMA

Refer to Section 2.6: DMA block.

## 2.2 Analog block

The analog block includes:

- The ADC block (three ADCs)
- The DAC block (two DACs)
- The temperature sensor block

#### 2.2.1 From ADC to ADC

In the multi ADC mode, the start of conversion is triggered alternately or simultaneously by the ADC1 master to the ADC2 and ADC3 slaves depending on the mode selected by the MULITI [4:0] bits in the ADC\_CCR register.


For more details, refer to *multi ADC mode section* of any STM32F7 reference manual (RM0385, RM0410, RM0431).

#### 2.2.2 From the temperature sensor to ADC1

The temperature sensor can be used to measure the ambient temperature (Ta) of the device.

The  $V_{BAT}$  and temperature sensor are connected to the same ADC internal channel (ADC1\_IN18). Only one conversion, either the temperature sensor or  $V_{BAT}$ , must be selected at a time. When both conversion are enabled simultaneously, only the  $V_{BAT}$  conversion is performed.

Figure 5 shows the block diagram of the temperature sensor.



The *temperature sensor* section of any STM32F7 reference manual (RM0385, RM0410, RM0431) describes the connection between the sensor and the ADC as well as the procedure to read the converted value.

#### 2.2.3 From the analog block to DMA

Refer to Section 2.6: DMA block.

#### 2.3 Clock block

System block includes:

- The LSE clock
- The LSI clock
- The clock security system (CSS)
- The real-time clock (RTC)

#### 2.3.1 From CSS to TIM

The CSS can generate system errors in the form of timer break toward timers.

The purpose of the break function is to protect power switches driven by PWM signals generated by the timers.

The list of possible break sources is given in the *using the break function (TIM1/TIM8)* section of any STM32F7 reference manual (RM0385, RM0410, RM0431).

#### 2.3.2 From LSE, LSI,RTC to TIM

The external clock (LSE), internal clock (LSI) and RTC wakeup interrupt can be used as input to general-purpose timer (TIM5 channel 4/TIM11 channel 1).

This feature is described in the following sections of any STM32F7 reference manual (RM0385, RM0410, RM0431):

- Internal/external clock measurement using TIM5/TIM11
- TIM5 option register (TIM5\_OR)
- TIM11 option register (TIM11\_OR)

## 2.4 System block

The system block includes:

- The internal reference voltage (V<sub>REFINT</sub>)
- V<sub>RAT</sub> supply voltage
- External interrupt/event controller (EXTI)

# 2.4.1 From V<sub>BAT</sub>, V<sub>REFINT</sub> to ADC

The  $V_{BAT}$  pin is internally connected to a bridge divider ( $V_{BAT}/4$ ). It can be converted either as an injected or as a regular channel through ADC\_IN18 channel.

The V<sub>RFFINT</sub> is connected to ADC\_IN17 channel.

This interconnection is explained in the following sections of any STM32F7 reference manual (RM0385, RM0410, RM0431):

- Channel selection
- Battery charge monitoring

#### 2.4.2 From EXTI to the analog block

EXTI can be used to generate an ADC trigger event or to start a DAC conversion.

The ADC synchronization is described in the *conversion on external trigger and trigger polarity* section of any STM32F7 reference manual (RM0385, RM0410, RM0431).

The selection of input triggers on DAC is provided in the *DAC trigger selection* section of any STM32F7 reference manual (RM0385, RM0410, RM0431).

#### 2.5 Communication interface block

#### 2.5.1 From SPDIFRX to TIM

The SPDIFRX (SPDIFRX\_FRAME\_SYNC) is connected to TIM11\_CH1 to measure the clock drift of received SPDIFRX frames.

This interconnection is explained in the *TIM11 option register (TIM11\_OR)* section of any STM32F7 reference manual (RM0385, RM0410).

#### 2.5.2 From USB block to TIM

The USB block includes:

- USB on-the-go full-speed (OTG FS)
- USB on-the-go high-speed (OTG HS)

USB (OTG\_FS SOF) and USB (OTG HS SOF) can generate a trigger to a general-purpose timer (TIM2), as shown in *Figure* 6.




Figure 6. SOF connectivity


The interconnection between USB and TIM2 is described in the *SOF trigger* section of RM0385 reference manual.

#### 2.5.3 From ETH to TIM

The MAC can generate a trigger to general-purpose timer (TIM2).

This PTP trigger signal is connected to the TIM2 ITR1 input selectable by software. The connection is enabled through ITR1\_RMP (bits 11 and 10) in the TIM2 option register (TIM2\_OR).

Figure 7. PTP trigger output to TIM2 ITR1 connection



The interconnection between ETH and TIM2 is described in the *precision time protocol* (*IEEE 1588 PTP*) section of any STM32F7 reference manual (RM0385, RM0410).

#### 2.5.4 From communication interfaces to DMA

Refer to Section 2.6: DMA block.

#### 2.6 DMA block

Each stream is associated with a DMA request that can be selected out of 8 possible channel requests. The selection is controlled by the CHSEL [2:0 bits] of the DMA\_SxCR register. The 8 requests from the peripherals (TIM, ADC, SPI, I2C, etc.) are independently connected to each channel and their connection depends on the product implementation.

This interconnection is explained in the following tables of any STM32F7 reference manual (RM0385, RM0410, RM0431):

- DMA1 request mapping
- DMA2 request mapping

For more details on the DMA description, refer to *DMA general description* of any STM32F7 reference manual (RM0385, RM0410, RM0431).

57/

# 3 Application example

This application example demonstrates how to use the peripheral interconnect matrix on the STM32F7 Series microcontrollers, how to set up ADC3 to start a single conversion at each TIM2 time overflow. At each end of conversion the DMA transfers the converted data from the ADC to the memory.

This application uses the STM32F7xx HAL API.

## 3.1 Hardware description

- TIM2 peripheral: used to generate an ADC trigger event
- ADC3 peripheral: used in Slave mode
- DMA2 peripheral: used to transmit data from the slave ADC3 to the memory




Figure 8. Application overview

Application example AN4676

## 3.2 Software description

The ADC3 is configured to start single conversions on the external trigger from TIM2. The output from TIM2 is on TIM2\_TRGO signal. Each time an end of conversion occurs, the DMA transfers in normal mode the converted data from ADC3 DR register to the destination variable (uhADCxConvertedValue).

/\* Enables ADC DMA request after last transfer (Single-ADC mode) and enables ADC peripheral\*/

 $\label{lem:hal_adc_start_DMA} HAL\_ADC\_Start\_DMA(\&AdcHandle, (uint32\_t^*)\&uhADCxConvertedValue, BUFFER\_SIZE);$ 

In this example: system clock = 216 MHz, APB2 = 108 MHz and ADC clock = APB2/4.

As the ADC3 frequency is 27 MHz, the sampling time is set to 3 cycles and the conversion time for a 12-bit data is 12 cycles so the total conversion time is  $(12+3)/27=0.55 \mu s$ .

Table 2 presents the peripheral interconnect configurations.

Table 2. Peripheral interconnect configuration details

Interconnect	Code example	Comments
TIM2_TRGO selection	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE; sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE; HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);	Configures the Master TIM to generate a triggering event (TIM_TRGO_UPDATE).
ADC3 external trigger source	AdcHandle.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO AdcHandle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING; AdcHandle.Init.DMAContinuousRequests = ENABLE; HAL_ADC_Init(&AdcHandle);	The TIM2_TRGO event triggers conversion for regular group with rising edge. Since converted regular channel values are stored into a unique data register, the DMA mode is enabled.
DMA handle	HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);	Associate the initialized DMA handle to the ADC handle.

16/19 DocID027699 Rev 6

AN4676 Conclusion

# 4 Conclusion

This application note describes the peripheral interconnection features integrated into the STM32F7 Series that optimize the trade-off between the power efficiency and the high performance.

It also gives a description of a basic example of an autonomous communication between TIM2, ADC3 and DMA2 that can be used as a starting point to develop your own application.



Revision history AN4676

# 5 Revision history

**Table 3. Document revision history** 

Date	Revision	Changes
30-Apr-2015	1	Initial release.
18-May-2015	2	Scope of the document changed from ST Restricted to public.
02-Jun-2015	3	Updated Section 3.2: Software description modifying the system clock at 216 MHz and APB2 at 108 MHz.
31-Mar-2016	4	Updated cover page adding a reference to the RM0410 reference manual.
10-May-2016	5	Updated TIM3 inputs in Figure 1: STM32F7 Series peripheral interconnection overview.
03-Feb-2017	6	Updated cover adding RM0431 reference.  Updated Section 1: Module overview adding notes below Figure 1: STM32F7 Series peripheral interconnection overview.  Updated Table 1: STM32F7 Series peripheral interconnect matrix adding note 1 for the STM32F72xxx/73xxx devices.  Updated the whole document with a reference to any STM32F7 reference manual (RM0385, RM0410, RM0431).

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

