CH368L

WCH
CH368 Datasheet (I) 1 PCIE Bus Interface Chip CH368 Datasheet (I) Version: 1A http://wch.cn 1. Introduction CH368 is a general interface chip based on PCI-Express bus, supports I/O port mapping, memory mapping, expanded ROM and interrupt. CH368 converts the high-speed PCIE bus into an easy-to-use 8-bit active parallel interface, which is similar to ISA bus, for making low-cost computer board...
развернуть ▼ свернуть ▲
 

Технические характеристики

показать свернуть
Корпус LQFP-100
Нашли ошибку? Выделите её курсором и нажмите CTRL + ENTER

Файлы 1

показать свернуть
CH368 Datasheet (I) 1 PCIE Bus Interface Chip CH368 Datasheet (I) Version: 1A http://wch.cn 1. Introduction CH368 is a general interface chip based on PCI-Express bus, supports I/O port mapping, memory mapping, expanded ROM and interrupt. CH368 converts the high-speed PCIE bus into an easy-to-use 8-bit active parallel interface, which is similar to ISA bus, for making low-cost computer board card based on PCIE bus, and upgrading ISA or PCI bus card onto PCIE bus. Compared with other mainstream buses, PCIE bus has higher speed, better real-time and controllability, so CH368 is suitable for high-speed real-time I/O control card, communication interface card, data acquisition card, etc. The figure below shows its general application block diagram. RD# WR# CS# ADDR Local 32-bit Passive Parallel Interface CPU MCU D[31-0] PCIE Bus PCIE signal CH368 Interface Chip A[15-0] IOP_RD IOP_WR MEN_RD MEN_WD Local 32-bit or 8-bit Active Parallel Bus INT# RST0 SPI/IIC Configuration Interface Auxiliary Interface 2. Features l l l l l l l Provides 8-bit or 32-bit active parallel bus based on PCIE bus. Provides 32-bit passive parallel interface, can be connected to other CPU or MCU bus, supports BusMaster/ DMA. Supports I/O read and write, automatic allocation of I/O base address, and supports I/O port up to 232bytes. Supports memory read and write and memory pre-stored, directly mapping memory SRAM which capacity is 32KB. Read and write pulse width is selectable from 30nS to 450nS, and the access speed of memory burst block can reach 50MB/s. Supports request input of level interrupt or edge interrupt, interrupt sharing. Supports flash memory expands ROM without hard disk boot, and provides the sub-program library PDF
Документация на CH368L 

PCIE Bus Interface Chip CH368

Дата модификации: 02.01.1970

Размер: 236.8 Кб

16 стр.

    Внимание! Точность указанного на сайте описания товара не может быть гарантирована. Для получения более полной и точной информации о товаре смотрите техническое описание (Datasheet) на сайте производителя.

    CH340B (WCH)